Physical Tamper Resistance

نویسندگان

  • Brian Gladman
  • Roger Johnston
چکیده

It is relatively easy to build an encryption system that is secure if it is working as intended and is used correctly but it is still very hard to build a system that does not compromise its security in situations in which it is either misused or one or more of its sub-components fails (or is ’encouraged’ to misbehave) . . . this is now the only area where the closed world is still a long way ahead of the open world and the many failures we see in commercial cryptographic systems provide some evidence for this. — Brian Gladman

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Studying LSI Tamper Resistance with Respect to Techniques Developed for Failure Analysis

Abstract: Tamper resistance of LSI chips against physical attacks is studied from the viewpoint of LSI failure analysis. Laying stress on the basic physical phenomena generated in LSI chips under operating conditions, we outline today’s failure analysis techniques with application to evaluating or testing tamper resistance of LSI chips. We give some results from our case study on inactivation o...

متن کامل

Blind Certification of Public Keys and Efficiently Revocable Cash: Secure Against Capable Attackers

Electronic cash should be revocable in order to nullify the effect of attacks mounted by a capable attacker (e.g., double spending by reverse-engineering tamper-resistant devices). For prudent engineering considerations, cash revocability forms a necessary complementary measure to using tamper-resistant devices, adding system security while lowering system cost by reducing the level of physical...

متن کامل

Towards a Formal Model for Software Tamper Resistance

A major challenge in software protection is the problem of tampering where an adversary modifies a program and uses it in a way that was not intended or desired. Several ad hoc techniques for software tamper resistance have been proposed, some of which provide a significant level of resilience against tampering. However, the literature lacks a formal definition of tampering that takes into acco...

متن کامل

A Metric-Based Scheme for Evaluating Tamper Resistant Software Systems

The increase use of software tamper resistance techniques to protect software against undesired attacks comes an increased need to understand more about the strength of these tamper resistance techniques. Currently the understanding is rather general. In this paper we propose a new software tamper resistance evaluation technique. Our main contribution is to identify a set of issues that a tampe...

متن کامل

Dynamic Self-Checking Techniques for Improved Tamper Resistance

We describe a software self-checking mechanism designed to improve the tamper resistance of large programs. The mechanism consists of a number of testers that redundantly test for changes in the executable code as it is running and report modifications. The mechanism is built to be compatible with copy-specific static watermarking and other tamper-resistance techniques. The mechanism includes s...

متن کامل

The aegis Processor Architecture for Tamper-Evident and Tamper-Resistant Processing

We describe the architecture of the aegis processor which can be used to build computing systems secure against both physical and software attacks. aegis assumes that the operating system and all components external to it, such as memory, are untrusted. aegis provides tamper-evident, authenticated environments in which any physical or software tampering by the adversary is guaranteed to be dete...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2008